Flip Chip Reliability Issues

Gil Sharon
DfR Solutions

gsharon@dfrsolutions.com
What is a Flip Chip?

- Typical flip chip BGA package with lid
  - Source: Texas Instruments
- Some terminology and jargon:
  - Balls and bumps
  - Board and substrate
  - TIM1 and TIM2
  - Lid and heatsink
Packaging Silicon

- The active layers are deposited on a silicon wafer in the “fab”
- You get the die from the “fab”
  - Glued to a ringed tape
  - Wafer is diced
- The packaging is done at a “fabless semiconductor” company
  - Create the UBM and bumping
  - Attach chip to substrate
  - Deposit Underfill
  - …many more steps…
- Delivered package
  - Includes BGA balls
- Let’s look at the bumps…
Flip Chip Copper Pillar

- Silicon
- ELK Active layer
- USG protective Layer
- Underfill
- Soldermask
- Substrate
- Copper Pad
- Solder
- UBM
- Al Pad
- Pad Passivation
- PI/PBO Passivation
Substrate Stackup

- Stackup is complex
- Materials
  - Core
  - Build up
  - Soldermask
- Interactions
  - Shearing
  - Delamination
Options for Modeling the Stackup

- Build-Up + Copper layers
- Build-Up
- Monoeffective
Flavors of Flip Chips

- Flip chip bare die
  - With or without underfill
  - Stiffener ring
- Lidded package
  - Single piece
  - 2 Piece
- Molded
  - With or without underfill
  - Exposed die or overmolded
- Flip chip: chip scale package
- Copper pillar or SnAg bump
- And many more
  - Chip on board
  - Glob top
Lidded
Exposed die: Molded + UF
Molded BGA: Exposed Die

- Street
- Die
- Mold
- Pads
- Substrate
- BGA ball
- PCB
Overmold BGA
Issues in Flip Chip Packaging

- **White bump**
  - During Chip attach
  - Stresses in the ELK layer

- **Solder ball reliability**
  - Solder fatigue of BGA balls
  - Temp cycling

- **Flip chip bump reliability**
  - Solder fatigue of C4 SnAg bump
  - Temp cycling

- **Warpage**
  - Coplanarity of the package
  - Measured at (-55)°C and 260°C

- **Die backside stress**
  - During chip attach
  - Die cracking

- **Bond line thickness**
  - TIM thickness at various temps
  - Affects θjc (thermal resistance: Junction to case)
Remember This

- Flip chips don’t want to survive
- Series of trade-offs between failure modes
- “Passed Qual” is a myth
- Know your environments
- Audit your suppliers
- Expect failure: Have a plan