DfR-blog-header.jpg

Predicting Package Level Failure Modes in Multi Layered Packages

Posted by Gil Sharon, Greg Caswell, Nathan Blattau on Jul 14, 2016 11:48:54 AM

Package technology is constantly improving in order to keep up with the advances in silicon technology. Multi layered packages exhibit several failure modes that can be predicted using modern software tools. This paper provides a methodology for creating a high-fidelity model of the interposer with all the conductor geometries. The two failure modes that are explored with this model are package warpage prediction due to actual copper imbalance and filled microvia delamination. Each layer can meshed based on the actual geometry in the layout design. Package warpage is caused by copper imbalance between the two sides of the interposer. The CTE mismatch between the two sides can bend the package to such a degree that it becomes impossible to assemble the solder interconnects. The filled microvias have copper structures that can delaminate from the copper traces in the conductor layers. The high-fidelity model provides the predictive tool to allow designers to adjust the layout before any manufacturing has taken place.

DFR-Read-More-btn.png

Topics: Substrate modeling, Package warpage, Trace modeling, Via fatigue failure, Via delamination

Lists by Topic

see all

Have A Question?

Sherlock Free Trial